Hardware verification languages - PDFSEARCH.IO - Document Search Engine

Hardware verification languages
Results: 197

#	Item
71	PROJECT MANAGEMENT PLAN Energy and Water in the Western and Texas Interconnects October 15, 2010 WORK PERFORMED UNDER AGREEMENT Add to Reading List Source URL: energy.sandia.gov Language: English - Date: 2011-03-22 15:31:55 Chemistry E Systems engineering process Quality assurance Water Systems engineering Hardware verification languages Matter
72	Checking Framework Interactions with Relationships Ciera Jaspan and Jonathan Aldrich Institute for Software Research, Carnegie Mellon University, Pittsburgh PA 15213, USA [removed], [removed] Add to Reading List Source URL: www.cs.cmu.edu Language: English - Date: 2009-05-13 09:48:11 Hardware verification languages Check Constraint SQL Representational state transfer ECO E Computing Data management Software engineering
73	C-based High Level Synthesis and Verification Tool Set for ASIC・FPGA C-based Design Enables Higher Design Efficiency, Lower Area and Higher Performance of Your Chip (compared to RTL-based design) Add to Reading List Source URL: www.nec.com Language: English - Date: 2012-12-26 01:09:09 Hardware verification languages Logic design SystemC High-level synthesis Logic synthesis VHDL Verilog Field-programmable gate array Logic simulation Electronic engineering Electronic design automation Hardware description languages
74	SNPS[removed]10-K Add to Reading List Source URL: synopsys.com Language: English - Date: 2014-12-15 13:24:22 Integrated circuits Hardware verification languages Synopsys Hardware description language Electronic system-level design and verification Signoff Logic synthesis Integrated circuit design SystemVerilog Electronic engineering Electronic design automation Electronic design
75	SNPS[removed]10-K Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-02-24 17:15:56 Integrated circuits Hardware verification languages Synopsys Hardware description language Electronic system-level design and verification Signoff Logic synthesis Integrated circuit design SystemVerilog Electronic engineering Electronic design automation Electronic design
76	F R A U N H O F E R I N S T I T U T e for integrated circuits I I S design automation di v ision E A S Photo: Jürgen Lösel Coside® – Add to Reading List Source URL: www.eas.iis.fraunhofer.de Language: English - Date: 2015-01-15 11:33:57 Hardware description languages SystemC Catapult C Electronic engineering Electronic design automation Hardware verification languages
77	Saber Aerospace Overview Proven Robust Design Solution for Aerospace Mechatronic Systems Saber ® is the proven standard for mechatronic system design and verification. Aerospace design teams worldwide use Saber to devel Add to Reading List Source URL: www.synopsys.com Language: English VHDL-AMS Synopsys Reliability engineering VHDL SystemC SPICE Verilog Aerospace engineering Modeling language Electronic engineering Hardware description languages Electronic design automation
78	OMB # [removed] (NOTE : This Workbook prints best on[removed]x 14" paper with a Landscape orientation.) Verification Plan Template - Guidance and Instructions Phase I – MAGI-based Eligibility Add to Reading List Source URL: www.medicaid.gov Language: English - Date: 2014-12-04 14:19:33** Metadata Reference Source code E Medicaid Verification Computing Hardware verification languages Information Comment
79	OMB # [removed] (NOTE : This Workbook prints best on[removed]x 14" paper with a Landscape orientation.) Verification Plan Template - Guidance and Instructions Phase I – MAGI-based Eligibility Add to Reading List Source URL: medicaid.gov Language: English - Date: 2014-12-04 14:19:33** Metadata Reference Source code E Medicaid Verification Computing Hardware verification languages Information Comment
80	Security Checkers: Detecting Processor Malicious Inclusions at Runtime Michael Bilzor, Ted Huffmire, Cynthia Irvine, and Tim Levin U.S. Naval Postgraduate School Abstract—To counter the growing threat of malicious sub Add to Reading List Source URL: www.cisr.us Language: English - Date: 2012-10-30 13:43:14 Hardware verification languages Logic design Formal methods Logic in computer science Hardware Trojan Property Specification Language Runtime verification SystemVerilog Functional verification Electronic engineering Digital electronics Hardware description languages

UPDATE